

Free Study Material from All Lab Experiments



**Electronics
for NET/Gate Physical Sciences
Sequential Circuit**

**Support us by Donating
at the link "[DONATIONS](#)" given on the [Main Menu](#)**

**Even the smallest contribution of you
will Help us keep Running**

*


Sequential Circuit

*


Flip-Flop :-

This is the basic memory element in the digital system. The basic flip-flop is also called Bistable multivibrator. It is a single bit storage device, i.e. it can store either 1 or 0.

A Flip-Flop can store indefinitely unless and until the input conditions are changed.



Every Flip-Flop will have two output both will be complement of each other.




Every Flip-Flop will have cross-coupling in between input and output.

Types of Flip-Flop

1. Latch
2. S-R Flip-Flop
3. J-k Flip-Flop
4. D-Flip-Flop
5. T-Flip-Flop

Difference between Latch and Flip-Flop :-

Replace every not gate by using NAND gate.




S-R Latch

Truth Table:-

S	R	Q
0	0	Invalid o/p
0	1	1
1	0	0
1	1	previous o/p.

Complementary S-R Latch :-

Replace every NAND gate by NOR gate and interchange either the position of S-R or Q & Q-bar




Truth Table :-

S	R	Q
0	0	Previous Output
0	1	0
1	0	1
1	1	invalid


~~S-R Flip-Flop~~

Ques

Find the output Q for the given circuit.




Solⁿ :-



Previous o/p.

* S-R Flip-Flop :-




Truth Table :-

X	S	R	Q
0	X	X	Previous state
1	0	0	Previous state
1	0	1	0
1	1	0	1
1	1	1	Invalid

The disadvantage of SR-Flip Flop is when $S=R=1$ produces invalid output can't be use for practical applications.

Flip - Flop



Characteristic Table :-




Table { Truth Table } :-

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	X	0
0	1	X	0
1	0	X	1
1	0	X	1
1	1	0	X
1	1	1	X

* Characteristic Equation :-


$Q_n \backslash R$	00	01	11	10
0	0	1	0	0
1	1	1	X	X

$$Q_{n+1} = S + \bar{R} Q_n \quad \text{--- } (*) \quad \text{[remember]}$$

* Excitation Table :-


Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

* State Transition Diagrams :-



The Disadvantage of S-R flip-flop is when $S=R=1$, produces invalid output hence replaced by J-K Flip-Flop.

J-K Flip Flop :-



* Truth Table :-

X	J	K	Q
0	X	X	Prev.
1	0	0	Prev.
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}

* Characteristic Table :-

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

* Characteristic Equation :-

J \ Q_n	00	01	11	10
0	0	1	0	0
1	1	1	0	1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

{ Remember }
this


Ques
Solⁿ

Draw the excitation table of Jk-Flip-Flop.

Q_n	Q_{n+1}	J	k
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Note :- JK-Flip-Flop is also called as universal Flip-Flop.


Rectangular box of J-k Flip-Flop:-




X \rightarrow CLK works when X=1
 \rightarrow does not work X=0

Meaning of X:-

Clock which carry on the J.k Flip-Flop.





edge triggered
Clock pulse



level triggered
clock pulse.

Output changes continuously under the clock pulse as input changes.

In the edge trigger clock pulse output will change either raising edge or falling edge, not both.




Race Around Condition.

In the level triggered JK flip-flop output changes many times under a single clock pulse for $J=K=1$ is called as Race Around Condition.

Race around condition is the disadvantage of JK flip flop.


* Removal of Race Around Condition:-



edge triggered \rightarrow




Race around condition can be removed by using edge triggered clock pulse in place of level triggered clock pulse.



Race around condition can be removed by reversing the condition $t_{pd\ clock} > t_{pd\ ff}$ to $t_{pd\ clock} < t_{pd\ ff}$.

To increase the time period of flip-flop cascading of flip-flop is performed for example Master slave flip flop is also useful for Race around condition.

* D-Flip Flop :-



Truth table :-

X	D	Q
0	X	Previous
1	0	0
1	1	1

Characteristic Table :-

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Characteristic Equation :-

$$Q_{n+1} = D$$

⇒ D-flip-flop acts as a buffer.
 ⇒ D-flip-flop is useful for implementation of registers.


$$= J\bar{Q}_n + \bar{K}Q_n$$

$$= D$$

Excitation Table :-

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

T - Flip - Flop



Truth Table :-

X	T	Q
0	X	Previous State
1	0	Previous State
1	1	\bar{Q}

Characteristic Table :-

T	Q_n	Q_{n+1}
0	0	Previous (0)
0	1	1
1	0	1
1	1	0

Characteristic Equation :-

$$Q_{n+1} = T \oplus Q_n$$

Excitation Table :-

Q	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

T-Flip Flop perform ex-OR operation :-

* Point To be Remember :-

Characteristic Eqⁿ :-

① SR $Q_{n+1} = S + \bar{R}Q_n$

② JK $Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$

③ D $Q_{n+1} = D$

④ T $Q_{n+1} = T \oplus Q_n$

* Excitation Table :-

Q_n	Q_{n+1}	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

For $X=1$

J	K	Q
0	0	Previous
<u>0</u>	1	0
<u>1</u>	0	1
1	1	<u>Q</u>

For $X=1$

S	R	Q
0	0	Previous
<u>0</u>	1	0
<u>1</u>	0	1
1	1	X



* Registers :-


Mainly implemented by D flip-flop.
To store n number of bit, n flip-flops are require { because one flip-flop stores only 1 bit either 0 or 1 }.

Based on input and Output Registers are Classified as -

1. Serial input Serial Output Register [SISO]
2. Serial input Parallel Output Register [SIPO]
3. Parallel input Parallel Output Register [PIPO]
4. Parallel input Serial Output Register [PISO]

1. Serial input Serial Output Register [SISO] :-
{ 4-bit SISO } :-







for n bit serial register for input storage n -clock pulse are required.

Ques

for the given circuit diagram identify the content after three clock pulse.



Soln





This the content after three CLK pulses.

Ques

For the given circuit diagram find the content after 333 clock pulse.

1/8/19



1)

1	0
---	---

 Ans

2)

1	1
---	---

3)

0	1
---	---

4)


0	0
---	---

83
9) 333
 32
 —
 13
 12
 —
 1

So after 83 clk we find 0 0 there for it mean previous state
So after 333 clk pulse we find 10 as first o/p.



Q. For the given circuit find the content after 332 clk pulse.

It is like a not gate.



So after two step we reach previous state
 So after 332 clk we get 101.

Find the content after 3 clock pulse.




Ans

Ques

For ~~the~~ the given circuit diagram identify for which of the following combination of i/p produces high output.


Solⁿ





- (a) $A_3 A_2 A_1 A_0$, $B_3 B_2 B_1 B_0$
1 0 1 0 , 1 0 1 0
- (b) 0 1 0 1 , 0 1 0 1
- (c) 0 0 1 1 , 0 0 1 1
- (d) 0 1 0 1 , 0 1 1 1 [✓]

Q. For the given circuit diagram determine the content after 3 clock pulse.

Solⁿ



$X - OK - \text{write} = AB + \bar{A}\bar{B} = A \oplus B$



<https://alllabexperiments.com>

Handwritten signature

* Counters :-

These are used to count the number of clock pulses.

- These are used to measure the width (time period) of the clock pulse.
- These are used to measure the frequency of clock pulse.
- These are used in biomedical application (ECG).
- These are used in the radar application.
- These are used in the timer circuit.

Counters are basically classified as -

1. Asynchronous Counter [Slow]

2. Synchronous Counter [Fast]

* Classification between Asynchronous and Synchronous Counter :-

Asynchronous

- In the asynchronous counter only one flip-flop is applied by external clock pulse. Rest, every flip-flop having clock pulse applied by previous F.F.

• Delay is present (slow)

Synchronous

All the flip-flops are applied by same clock pulse.


• Delay is not present (Fast).

- Decoding error present.
- Only up (increasing \uparrow) or down (decreasing \downarrow) Count is possible.
- It is also called as Ripple Counter.
- Only JK or T Flip-Flop is used.
- No decoding error
- Any count sequence is possible.
- Ex - Ring / Johnson Counter.
- Any Flip-Flop is used

* ~~Asynchronous Counter~~ *

* Modulus of a Counter:-

Mod of a counter represents number of state counted by counter.




$$\text{Over all mod} = ayz$$

If the counters having mod a , mod b , mod z are cascaded, then overall mod is ayz .

Ques A mod ⁷² counter can be implemented by -

- 6 number of mod 6 counter
- 13 number of mod 6 counter
- A mod 13 & a mod 6 counter [✓]
- 13 mod of mod 13 counter.



00
01
10
11

mod 4 \rightarrow 2 \leftarrow no. of flip-flops

mod 8 \rightarrow 3 \leftarrow No. of flip-flop

mod 16 \rightarrow 4 \leftarrow No. of flip-flops

no. of mod \rightarrow N = 2^n \rightarrow no. of flip-flops.

$$\Rightarrow N = 2^n$$

$$\log N = \log 2^n$$

$$\log_2 N = n \log_2 2$$

$$n = \log_2 N$$

OR

$$n \geq \log_2 N$$

$$\left\{ \because \log_2 2 = 1 \right\}$$

mod 8 = 3 flip flop
mod 7 = ? 3 flip-flops

2 = 4 (too less)

3 = 8