

# Free Study Material from All Lab Experiments



**Electronics  
for NET/Gate Physical Sciences  
# Multiplexer**

**Support us by Donating  
at the link “[DONATIONS](#)” given on the [Main Menu](#)**

**Even the smallest contribution of you  
will Help us keep Running**

# Multiplexer

A device which select single output line from multiple number of input lines and display it at output.


- The internal structure of Mux is a rotatory switch (Commutator).
- It is used for parallel to serial conversion.
- It is also called as universal combinational circuit.

Diagram :-


Since Here  
4 input lines

So,  
 $4 = 2^2$  ← Select lines

So, there is 2 select lines (A, B)




[ 4 x 1 Mux ]



Here two input lines  
So,  $2 = 2^1$  ← Select line

[ 2 x 1 Mux ] So Here 1 select line.

Similarly for  $N$  inputs -



Here numbers of input lines =  $N$

So

$$N = 2^n \leftarrow \text{No. of select line}$$

↑  
No. of inputs.

A device having  $2^n$  input lines with 'n' number of select line to select single input and display at the output:-

$$N = 2^n$$

$$\log N = \log 2^n$$

$$\log N = n \log 2$$

Since here binary numbers are used so base of logarithm is 2.

$$\log_2 N = n \log_2 2$$


or

No. of input lines

$$\log_2 N = n \leftarrow \text{No. of select lines since } \log_2 2 = 1$$

# \* 2x1 Multiplexer :-

Diagram :-



SOP (Actual) :-

	A	B	Y
$\bar{A}\bar{B}$	← 0	0	1
$\bar{A}B$	← 0	1	0
$A\bar{B}$	← 1	0	1
$AB$	← 1	1	1


Due to this reason we can not take 0 o/p.

$$Y = \bar{A}\bar{B} \cdot 1 + \bar{A}B \cdot 0 + A\bar{B} \cdot 1 + AB \cdot 1 = \bar{A}\bar{B} + A\bar{B} + AB$$


A	Y	
$\bar{A}D_0$	← 0	$D_0$
$AD_1$	← 1	$D_1$

$$Y = \bar{A}D_0 + AD_1$$

Ques Implement 2x1 Mux by using logic gates :-



\* 4x1 Multiplexer :-



$$Y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3$$

	A	B
0	0	0
1	0	1
2	1	0
3	1	1


	A	B	Y
$\bar{A}\bar{B}$	0	0	$D_0$
$\bar{A}B$	0	1	$D_1$
$A\bar{B}$	1	0	$D_2$
$AB$	1	1	$D_3$

So  $Y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3$

\* Minimisation of logic expression by using Mux :-

• Type I :-


Ques Find the output minimise expression for the given Mux circuit.



Sol<sup>n</sup>

$$\begin{aligned}
 Y &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + ABC \\
 Y &= \bar{A}\bar{B}(\bar{C} + C) + AC(\bar{B} + B) \\
 Y &= \bar{A}\bar{B} + AC \\
 \boxed{Y} &= \boxed{A \oplus C}
 \end{aligned}$$

Ques For the given circuit diagram find the minimise expression.




Sol<sup>n</sup>

$$\begin{aligned}y &= \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3 \\ &= \bar{A}\bar{B}0 + \bar{A}B.1 + A\bar{B}.1 + AB.0 \\ &= \bar{A}B + A\bar{B}\end{aligned}$$

$$y = A \oplus B$$

Q.

For the given circuit diagram find minimise expression.



<https://alllabexperiments.com>

Sol<sup>n</sup>

$$y = \bar{A}\bar{B}c + \bar{A}Bc + A\bar{B}c + ABC$$

$$y = \bar{A}\bar{B}c + \bar{A}Bc + A(\bar{B}c + Bc)$$

$$y = \bar{A}\bar{B}c + \bar{A}Bc + AC$$

$$y = \bar{A}\bar{B}c + (\bar{A}B + A)c$$


$$y = \bar{A}\bar{B}c + c(A+B)(A+\bar{A})$$

$$y = \bar{A}\bar{B}c + AC + BC$$

Ques

Find the output expression y.

Sol<sup>n</sup>



$$Y_1 = \bar{A}D_0 + AD_1$$

$$Y_1 = \bar{A}B + A\bar{B}$$

$$Y_1 = A \oplus B = E \text{ (Sel)}_1$$


So  $Y_2 = \bar{E} \cdot 0 + E \cdot 1$

$$Y_2 = \overline{A \oplus B} \cdot 0 + A \oplus B \cdot 1$$

$$Y_2 = A \oplus B$$

Ans

Ques Find the output minimise expression.





Sol<sup>n</sup>

$$\begin{aligned}
 y &= \bar{A}\bar{B}C + \bar{A}B(C+\bar{C}) + A\bar{B}\cdot 0 + ABC \\
 &= \bar{A}\bar{B}C + \bar{A}B\cdot 1 + ABC \\
 &= \bar{A}(B + \bar{B}C) + ABC \\
 &= \bar{A}(B+c) + ABC \\
 &= \bar{A}B + \bar{A}c + ABC \\
 &= \bar{A}B + C[\bar{A} + AB] \\
 &= \bar{A}B + C[\bar{A}+B]
 \end{aligned}$$


$$y = \bar{A}B + \bar{A}C + BC$$

Ans


Type II :-

\* Implementation of logic circuits by using Mux.



2x1 Mux :-





1. NOT Gate :-





## 2. AND Gate :-





## 3. OR - Gate :-



## 4. Ex-OR Gate :-





5. NAND Gate :-





https://alllabexperiments.com

6. NOR Gate :-





7. Ex-NOR Gate :-



Ques

Impliment half adder by using 2x1 mux



Sol<sup>n</sup>



Ques

Impliment half subtractor by using 2x1 Mux.

Ans




Ques

By Using 2x1 Mux impliment single bit comparator.


Sol<sup>n</sup>

∴ Single bit comparator has 3 ops (for  $A > B$ ,  $A = B$  &  $A < B$ ) So we use 3, 2x1 mux.




Construct gate by using  $4 \times 1$  Muxs.

1. AND Gate :-




2. Ex-OR Gate :-



3

OR Gate :-




$$Y = \bar{A}B + A\bar{B} + AB = \bar{A}B + A(\bar{B} + B)$$

$$= \bar{A}B + A = (\bar{A} + A)(A + B)$$

$$Y = A + B$$


4.

NOT Gate :-




5.

Ex-NOR Gate -



$$Y = \bar{A}\bar{B} + AB$$

## 6. NAND Gate :-



$$Y = \bar{A}\bar{B} + \bar{A}B + A\bar{B} = \bar{A}(\bar{B}+B) + A\bar{B}$$


$$Y = \bar{A} + A\bar{B} = (\bar{A}+A)(\bar{A}+\bar{B})$$

$$Y = \bar{A}\bar{B}$$

$\because \bar{A}+A = 1$   
 $\bar{A}+\bar{B} = \overline{AB}$

https://alllabexperiments.com

## 7. NOR Gate :-




$$Y = \overline{A \cdot B} = \overline{A+B}$$

### \* Type III :-

Identification of number of Mux required for the implementation of higher order mux by using lower order Mux.

Ques 18/17 Implement 4x1 Mux by using 2x1 Mux.




$$4 \times 1 \xrightarrow{2+1=3} 2 \times 1$$

$$8 \times 1 \xrightarrow{4+2+1=7} 2 \times 1$$

$$16 \times 1 \xrightarrow{8+4+2+1=15} 2 \times 1$$

Similarly,  $2^n \times 1 \xrightarrow{2^n - 1} 2 \times 1$



Ques  
Soln

Impliment 8x1 Mux by using 4x1 Mux.




26/July/2014

Type - IV



Implimentation of higher order function by using lower order Mux.

Ques Impliment  $f(a,b) = \sum m(0,1,3)$  by using  $4 \times 1$  mux. and  $2 \times 1$  mux.

Sol<sup>n</sup>



For  $2 \times 1$  mux:-




Ques Impliment  $f(a,b) = \sum (0,1,3)$  by using  $2 \times 1$  mux by select line B.

Here value of  $A=0$  so it is 0 no. box in  $\bar{A}$   
 Again when  $B=1$  then rotatory switch goes to  $D_1$ ,  
 here value of  $A=0$  so it is fill in  $\bar{A}$  and it is  
 1 no. box



Sol<sup>n</sup>




	$\downarrow$ $D_0$	$\downarrow$ $D_1$
$\bar{A}$	0, 1	1, 1
A	2, 0	3, 1
$\bar{A}$		1

Ques

For the given function  $f(a,b,c) = \sum m(0,2,3,6,7)$   
 implement the function by using  $4 \times 1$  Mux.

Sol<sup>n</sup>



	A	B
0	1	0
1	0	1
2	1	0
3	1	1

	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

	$D_0$	$D_1$	$D_2$	$D_3$
$\bar{C}$	0, 1	2, 1	4, 0	6, 1
C	1, 0	3, 1	5, 0	7, 1
$\bar{C}$	1	0	1	1


• Note :-

Either substitute 1 in the required box or incircle the desired number is also 1.

Ques

Repeat the previous ques use BC be the select line.

Sol<sup>n</sup>



A	B	C	
0	0	0	→ 0
0	0	1	→ 1
0	1	0	→ 2
0	1	1	→ 3
1	0	0	→ 4
1	0	1	→ 5
1	1	0	→ 6
1	1	1	→ 7


	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0 <sub>1</sub>	1 <sub>0</sub>	2 <sub>1</sub>	3 <sub>1</sub>
A	4 <sub>0</sub>	5 <sub>0</sub>	6 <sub>1</sub>	7 <sub>1</sub>
$\bar{A}$	0	1	1	1

https://www.abexperiments.com

Ques

Repeat the same ques us AC be the select line.

Sol<sup>n</sup>




A	B	C	
0	0	0	→ 0
0	0	1	→ 1
0	1	0	→ 2
0	1	1	→ 3
1	0	0	→ 4
1	0	1	→ 5
1	1	0	→ 6
1	1	1	→ 7

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{B}$	0	1	4	5
B	2	3	6	7
	1	B	B	B

# \* De-Mux :-

The outer surface of the De-Mux is the mirror image of Mux. The internal structure of De-Mux is equivalent to Decoder.




Mux

$$(Y_0)_{\text{SOP}} = \bar{A} D$$

$$(Y_1)_{\text{SOP}} = A D$$

De-Mux

D	Y <sub>0</sub>	Y <sub>1</sub>
0	D	0
1	0	D



Internal Structure of De-Mux contains only AND gate.

$$1 \times 4 \xrightarrow{2+1=3} 1 \times 2 \text{ Demux}$$


$$1 \times 16 \xrightarrow{4+1=5} 1 \times 4$$

# Imp for Gate


## \* Decoder :-

The I.C. developed for decoder can be used as De-Mux because internal structures are same.

A De-Mux can be exchanged into decoder by interchanging input lines and select line provided the number of input lines should not be equal to number of select line.




We can't construct 1x2 DeMux because in 1x2 Demux no. of input lines = no. of select line.



Therefore the lowest possible decoder is 2x4 decoder.

	A	B
$\bar{A}\bar{B}$	0	0
$\bar{A}B$	0	1
$A\bar{B}$	1	0
$AB$	1	1




{ 2x4 Decoder }

Ques Impliment half adder by using 2x4 Decoder


Sol<sup>n</sup>

$$\text{Sum} = A \oplus B = \bar{A}B + A\bar{B}$$

$$\text{Carry} = A \cdot B$$



Ques By using 2x4 decoder impliment single bit comparator.




Ques By using  $2 \times 4$  decoder implement the function of  $(A, B) = \sum m(0, 1, 3)$ .

Sol<sup>n</sup>

A	B	Y
0	0	1 $\rightarrow \bar{A}\bar{B}$
0	1	1 $\rightarrow \bar{A}B$
1	0	0
1	1	1 $\rightarrow AB$

$$Y_{SOP} = \bar{A}\bar{B} + \bar{A}B + AB$$



Note :-

Decoder is non universal because external gates are used.

\* Order of Decoder :-

Mux	Demux	Decoder
$4 \times 1$	$1 \times 4$	$2 \times 4 = 2 \times 2^2$
$8 \times 1$	$1 \times 8$	$3 \times 8 = 2 \times 2^3$
$n \times 1$	$1 \times n$	$n \times 2^n$

order of decoders.

Full Subtractor


$$y_{\text{carry}} = AB + BC + AC = \bar{A}BC + A\bar{B}C + A\bar{B}C + ABC$$

$$y_{\text{Diff}} = A \oplus B \oplus C = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$y_{\text{Borrow}} = \bar{A}B + \bar{A}C + BC = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

Ques Implement full adder by using 3x8 decoder.

Sol<sup>n</sup>



Ques Implement full subtractor by using 3x8 decoder.

Sol<sup>n</sup>:

