Semester : III
Duration : 3 Hours

Maximum Marks : 75

Attempt any four questions.
All questions carry equal marks.
Q.1. (a) Draw a neat and labeled block diagram of a cathode ray oscilloscope (CRO). Explain how a CRO is used to estimate the frequency, time period, phase and voltage of a sinusoidal waveform.

Sol. See Q. 1. [Page No. 149].
(b) Find X for the following numbers:
(i) $(\text { AEF7.2E })_{16}=(X)_{8}$
(ii) $(25.75)_{8}=(\mathrm{X})_{\mathrm{BCD}}$

Sol. (i) (AEF7.2E) ${ }_{16}=(X)_{8}$
In hexadecimal number,

$$
\begin{array}{ll}
\mathrm{A} \rightarrow 1010 & 2 \rightarrow 0010 \\
\mathrm{E} \rightarrow 1110 & \mathrm{E} \rightarrow 1110 \\
\mathrm{~F} \rightarrow 1111 & \\
7 \rightarrow 0111 &
\end{array}
$$

For octa conversion, make the grouping of 3 .

(ii) $(25.75)_{8}=(\mathrm{X})_{\mathrm{BCD}}$

First convert octa to decimal

$$
\begin{aligned}
& 2 \times 8^{1}+5 \times 8^{0}+7 \times 8^{-1}+5 \times 8^{-2} \\
& (21.953)_{10} \\
(21)_{10}= & (00100001)_{\mathrm{BCD}} \\
(0.953)_{10}= & (1111)_{\mathrm{BCD}} \\
(25.75)_{8}= & (00100001.1111)_{\mathrm{BCD}}
\end{aligned}
$$

OFF (0) and will cause the bulb ON(1) or OFF (0) :

(i) Deterine all the possible conditions of the switches for the bulb to be ON(1) and OFF(0) and tabulate it in the form of a truth table.
(ii) Name the logic operation performed by the circuit.
(iii) Draw the logic symbol of the circuit.

Sol.

| A | B | Bulb |  |
| :---: | :---: | :--- | :--- |
| OFF | OFF | ON |  |
| OFF | ON | OFF | Short Circuit - all current will pass through B |
| ON | OFF | OFF | Similar reason |
| ON | ON | OFF | Similar reason |

This is like NOR gate.

Q. 2. (a) Simplify the following expressions using Boolean Algebra :
(i) $(A \bar{B}+A \bar{C})(B C+B \bar{C})(A B)$
(ii) $\overline{\overline{\mathrm{AB}+\mathrm{ABC}}+\mathrm{A}(\mathrm{B}+\mathrm{AB})}$

Sol. (i) $(A \bar{B}+A \bar{C})(B C+B \bar{C})(A B)$

$$
\mathrm{A}(\overline{\mathrm{~B}}+\overline{\mathrm{C}}) \mathrm{B}(\mathrm{C}+\overline{\mathrm{C}})(\mathrm{AB})
$$

Using A. $A=A \quad B . B=B$, we get
Now

$$
C+\bar{C}=1
$$

$$
\therefore \quad \mathrm{AB}(\overline{\mathrm{~B}}+\overline{\mathrm{C}})=\mathrm{AB} \overline{\mathrm{~B}}+\mathrm{AB} \overline{\mathrm{C}}
$$

$$
=\mathrm{AB} \overline{\mathrm{C}}
$$

(ii) $\overline{\overline{\mathrm{AB}}+\mathrm{ABC}}+(\mathrm{A}(\mathrm{B}+\mathrm{A} \overline{\mathrm{B}})$

$$
\begin{array}{ll}
(\mathrm{A} \overline{\mathrm{~B}}+\mathrm{ABC}) \overline{(\mathrm{A} \mathrm{(B+A} \mathrm{\bar{B})})} & \left\{\begin{array}{c}
\text { Using } \overline{\mathrm{AB}}=\overline{\mathrm{A}}+\overline{\mathrm{B}} \\
\overline{\mathrm{~A}+\mathrm{B}}=\overline{\mathrm{A}} \overline{\mathrm{~B}}
\end{array}\right\} \\
\mathrm{A}(\overline{\mathrm{~B}}+\mathrm{BC})(\overline{\mathrm{A}}+\overline{(\mathrm{B}+\mathrm{A} \overline{\mathrm{~B}})} & \\
\mathrm{A}(\overline{\mathrm{~B}}+\mathrm{BC})(\overline{\mathrm{A}}+(\overline{\mathrm{B}}) \overline{(\mathrm{A} \overline{\mathrm{~B}}))} & \\
\mathrm{A}(\overline{\mathrm{~B}}+\mathrm{BC})(\overline{\mathrm{A}}+\overline{\mathrm{B}}(\overline{\mathrm{~A}}+\mathrm{B})) \\
\mathrm{A}(\overline{\mathrm{~B}}+\mathrm{BC})(\overline{\mathrm{A}}+\overline{\mathrm{A}} \overline{\mathrm{~B}}+0) \\
\mathrm{A} \overline{\mathrm{~A}}(\overline{\mathrm{~B}}+\mathrm{BC})+\mathrm{A} \overline{\mathrm{~A}} \overline{\mathrm{~B}}(\overline{\mathrm{~B}}+\mathrm{BC})
\end{array}
$$

Since

$$
\begin{aligned}
\mathrm{A} \overline{\mathrm{~A}} & =0 \\
& =0
\end{aligned}
$$

(b) Minimize the following expression using K-map method :

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum m(1,3,7,8,9,11,13,15)+d(0.2,10,14)
$$

Sol.

$$
\begin{aligned}
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D}) & =\sum m(1,3,7,8,9,11,13,15)+d(0,2,10,14) \\
\mathrm{F} & =\mathrm{AD}+\mathrm{CD}+\overline{\mathrm{B}} \\
& =\mathrm{D}(\mathrm{~A}+\mathrm{C})+\overline{\mathrm{B}}
\end{aligned}
$$

|  | $\overline{\mathrm{C}} \overline{\mathrm{D}}$ | $\overline{\mathrm{C}} \mathrm{D}$ | CD | $C \bar{D}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{A}} \overline{\mathrm{B}}$ | X | 1 | 1 | X |
| A B |  |  | 1 |  |
| AB |  | 1 | 1 | X |
| A $\bar{B}$ | 1 | 1 | 1 | X |

(c) Implement the following expression using $8 \times 1$ multiplexer:

$$
F(A, B, C)=\bar{A} C+\bar{B} C+A B \bar{C}
$$

|  | $\overline{\mathrm{B}} \overline{\mathrm{C}}$ | $\overline{\mathrm{B} C}$ | BC | $\mathrm{B} \overline{\mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{A}}$ |  | 1 | 1 |  |
| A |  | 1 |  | 1 |

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\sum m(1,3,5,6)
$$

Q. 3. (a) Write the sign magnitude form and 2's complement form for the following decimal numbers :
(i) +10
(ii) -14

Sol.
$+10$
Sign magnitude - 00001010
2's Complement - 11110110

- 14

Sign magnitude - 10001110
2's Complement - 11110010
(b) Draw and explain the circuit diagram to find the 1's complement and 2's complement of a 4-bit number.

Sol. 1's complement : In number representation techniques, the binary number system is the most used representation technique in digital electronics. The complement is used for representing the negative decimal number in binary form. Different types of complement are possible of the binary number, but 1's and 2's complements are mostly used for binary numbers. We can find the 1's complement of the binary number by simply inverting the given number. For example, 1's complement of binary number 1011001 is 0100110 . We can find the 2's complement of the binary number by changing each $\operatorname{bit}(0$ to 1 and 1 to 0 ) and adding 1 to the least significant bit. For example, 2's complement of binary number 1011001 is (0100110) $+1=0100111$.

For finding 1's complement of the binary number, we can implement the logic circuit also by using NOT gate. We use NOT gate for each bit of the binary number. So, if we want to implement the logic circuit for 5-bit 1's complement, five NOT gates will be used.


For finding 1's complement of the given number, change all 0's to 1 and all 1's to 0 . So the 1's complement of the number 11010.1101 comes out $\mathbf{0 0 1 0 1 . 0 0 1 0}$.

2's complement : Just like 1's complement, 2's complement is also used to represent the signed binary numbers. For finding 2 's complement of the binary number, we will first find the 1's complement of the binary number and then add 1 to the least significant bit of it.

For example, if we want to calculate the 2's complement of the number 1011001, then firstly, we find the 1's complement of the number that is 0100110 and add 1 to the LSB. So, by adding 1 to the LSB, the number will be ( 0100110 ) $+1=0100111$. We can also create the logic circuit using OR, AND, and NOT gates. The logic circuit for finding 2's complement of the 5-bit binary number is as follows:


Example 1: 110100
For finding 2's complement of the given number, change all 0's to 1 and all 1's to 0 . So the 1 's complement of the number 110100 is 001011 . Now add 1 to the LSB of this number, i.e., $(001011)+1=001100$.
(c) Draw a circuit diagram of clocked JK flip-flop using NAND gates only. Explain its working and give its truth table. Explain the race around condition and its consequences?

Sol. See Q. 3. [Page 181].
Q.4. (a) Draw a pin-out diagram of a 555 timer IC. Give any two applications of 555 timer IC.

Sol. See Q. 6. [Page 186].
(b) The content of a 4 -bit SISO shift register is initially 1011. The data is shifted 7 times, one bit at a time, to right with the serial input being $1 \rightarrow 0 \rightarrow 1 \rightarrow$ $0 \rightarrow \mathbf{1} \boldsymbol{\rightarrow} \mathbf{1} \boldsymbol{\rightarrow} \mathbf{0}$. Write the contents of the shift register after each shift.

Sol. Initial data 1011.
Serial input being shifted to right $1 \rightarrow 0 \rightarrow 1 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0$
Ist Cycle - 0101
IInd Cycle - 1010
IIIrd Cycle - 1101
IV Cycle - 0110
(c) Draw the circuit diagram of a MOD - 5 synchronous UP counter using JK flip-flop.

Sol. Synchronous Counters: It means that all flip-flops are clocked concurrently. The clock pulses drive the clock input of each flip-flop together hence there is no propagation delay.

Mod-5 Counter Synchronous Counter: This have five counter states. The counter design table for such counter shows the three flip-flop and their states also ( 0 to 5 states), as in table (a), the 6 inputs needed for the three flip-flops. The flip-flop inputs needed to step up the counter from the current to the next state have been worked out along with the assist of the excitation table illustrated in the table.

| Inputs pulse | Counter States |  |  |  |  | Flip-FlopInputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | JA |  | JB | KB |  |
| 0 | 0 | 0 | 0 | 1 |  | 0 | X | 0 |
| 1 | 1 | 0 |  |  | 1 | $\begin{aligned} & 1 \\ & \mathrm{X} \end{aligned}$ | X | 0 |
| 2 | 0 | 1 |  | 1 | X | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | 0 | 0 |
| 3 | 1 | 1 |  | X | 1 | $\begin{aligned} & X \\ & \text { X } \end{aligned}$ | 1 | 1 |
| 4 | 0 |  | 1 | 0 | X | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | X | X |
| 5(0) |  | 0 | 0 |  |  |  |  |  |

Table (a) counter Design Table for Mod-5 Counter
A flip-flop: The first state is 0 . This change to 1 after the clock pulses. Thus JA must be 1 and KA may be 0 or 1 (i.e. X ).

B flip-flop: The first state is 0 and this keeps unchanged after the clock pulse. Thus JB must be 0 and KB may be 0 or 1 (i.e. X)

C flip-flop: The state keeps unchanged. Thus Jc must be 0 and KC must be X . The flip-flop input values are entered in Karnaugh maps demonstrated in Table (b) [(i) (ii) (iii) (iv) (v) and (vi)] and a boolean expression is determined for the inputs to the 3 -flip-flops and after that each expression is simplified. All the counter states have not been utilized; X's (don't) are entered to indicate un-utilized states. For each input the simplified expressions demonstrated under each map. At last,
diagram for the counter that is demonstrated in fig. (b).

|  | $\overline{\mathrm{B}} \overline{\mathrm{C}}$ | B C | BC | B C | $\overline{\mathrm{A}}$ | $\overline{\mathrm{B}} \mathrm{C}$ | B C | BC | B C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1 | 0 | X | 1 |  | X | X | X | X |
| A | X | X | X | X | A | 1 | X | X | 1 |

(i) Map for $\mathrm{J}_{\mathrm{A}}$

$$
\mathrm{J}_{\mathrm{A}}=\overline{\mathrm{C}}
$$

(ii) Map for $\mathrm{K}_{\mathrm{A}}$

$$
\mathrm{K}_{\mathrm{A}}=1
$$

|  | $\bar{c} \overline{\mathrm{~B}} \overline{\mathrm{C}}$ | $\overline{\mathrm{B}} \mathrm{C}$ | BC | $\mathrm{B} \overline{\mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{A}}$ | 0 | 0 | X | X |
| A | 1 | X | X | X |
|  |  |  |  |  |

(iii) Map for $\mathrm{J}_{\mathrm{B}}$

$$
\mathrm{J}_{\mathrm{g}}=\mathrm{A}
$$

|  | $\overline{\mathrm{B}} \overline{\mathrm{C}}$ | $\overline{\mathrm{B}} \mathrm{C}$ | BC | $\mathrm{B} \overline{\mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: |
| A | X | X | X | 0 |
| A | X | X | X | 1 |

(iv) Map for $\mathrm{K}_{\mathrm{B}}$

$$
\mathrm{K}_{\mathrm{B}}=\mathrm{A}
$$

$\bar{B} \bar{C} \quad \overline{\mathrm{~B}} \mathrm{C} \quad \mathrm{BC} \quad$ B $\overline{\mathrm{C}}$

| A | 0 | $X$ | $X$ | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | $X$ | $X$ | 1 |
|  |  |  |  |  |
|  |  |  |  |  |

(iii) Map for $\mathrm{J}_{\mathrm{C}}$

| X | 1 | X | X |
| :---: | :---: | :---: | :---: |
| X | 1 | X | 1 |

(iv) Map for $\mathrm{K}_{\mathrm{C}}$

$$
\mathrm{J}_{\mathrm{C}}=\mathrm{AB} \quad \mathrm{~K}_{\mathrm{C}}=1
$$


Q. 5. (a) What do you mean by volatile and non-volatile memories? List the various types of volatile and non-volatile memories.

Sol. See Q. 1. [Page 197].
(b) Draw the memory interfacing circuit diagram of 8085 microprocessor based system consisting of one ROM chip of 8 KB and two RAM's of 4KB each. Write the address ranges for each chip.

Sol. The first step to solve this problem is to understand the pins of the given memory chips.

RAM and ROM both have same pins, except for WR pin, which is present in RAM and is not there in a ROM. Let us understand the pins one by one.


- Data pins : Since each memory location stores eight bits, there are eight data lines D0-D7 connected to the memory chip.
- Address pins : The number of address pins depends on the size of the memory. In this case, a memory of size $1 \mathrm{kB} \times 8$ will have $2^{10}$ different memory locations. Hence, it will have ten address lines A0 to A9. Similarly, the 2 kB RAM will have $2^{11}$ different memory locations. So, there are 11 address lines A0-A10.
- CS pin : When this pin is enabled, the memory chip knows that the microprocessor is talking to it and responds to it accordingly. We need to generate this signal for each of the chips according to the range of addresses assigned to them. Basically, we select a chip only when it is needed. The Chip Select (CS) pin is used for this.
- OE pin : When this active-low output enable pin is enabled, the memory chip can output the data into the data bus.
- WR pin : Upon activation of this active-low memory write pin, data on the data bus is written on the memory chip at the location specified by the address bus.
- VCC and GND pins : These pins serve the purpose of powering the ICs. For simplicity, we will not show these pins in the diagram.
There are three types of buses in 8085 - Address bus, data bus, and control bus. Each of these buses will be connected to the memory chip.


## Connecting Control Signals

In the memory chips, there are two pins for control signals - OE (Output Enable) and WR (Memory Write). These will be connected to the control signals generated using a 3 to 8 decoder. To read about the generation of control signals, you can read our post on Demultiplexing of Bus and Generating Control Signals. The circuit for generating control signals is shown below.


Four control signals are generated when we input the WR, RD and IO/M signals from the 8085 to the $3: 8$ decoder - IOR, IOW, MEMR and MEMW. Since we are dealing with memory, we will just need MEMR and MEMW signals.

While reading from a memory chip, it's output should be enabled. So, MEMR will be connected to the OE pin. Similarly, for writing to a memory chip, MEMW will be connected to the WR pin of the RAM. After completing these two connections, we are done with the control signals except CS. We will deal with that in a bit.
(c) Write an assembly language program to subtract 2 CH from C 2 H which are stored in memory locations 2000 H and 2001 H respectively using direct addressing mode. Store the result in the memory location 2002H and borrow in 2003 H . What will be the contents of memory locations 2002 H and 2003 H after the execution of program?

Sol. Given $\quad 2000 \mathrm{H}-\mathrm{C} 2 \mathrm{H}$
$2001 \mathrm{H}-2 \mathrm{CH}$
2002H - Result
2003H - Borrow
Program memories of sub. by direct addressing mode
MOVC, A
LDA, 2000H
MOVB, A
LDA, 2001H
SUB B
STA, 2002H
JNC, 2013 H
INR C
MOV A, C

Content of memory 2002H-96H
Content of memory 2003H-01H
Q. 6. (a) Draw and explain the logic circuit for the generation of control signals of microprocessor 8085 .

Sol. See Q. 1. [Page 202].
(b) What happens to the microprocessor 8085 when $\overline{\text { RESET IN }} \mathbf{p i n}$ is asserted low?

Sol. 1. The program counter is set to zero 2. The buses are tristated 3. The MPU is reset.
(c) Draw and explain the timing diagram of the following instruction :

| 2000 H | LDA 2050H | 3 AH |
| :--- | :--- | :--- |
| 2001 H |  | 50 H |
| 2002 H |  | 20 H |

Determine the time required for the execution of the instruction if the clock frequency is 3 MHz .


Note : Timing diagram of STA LDA are exactly the same in LDA.

## All Lab Experiments

 1 共Please Like, Share and Subscribe to our YouTube Channel $\rightarrow$ All Lab Experiments

